Heterogeneous integration of dissimilar materials and devices is necessary for the continued advancement of electronic and optoelectronic systems. A range of processes has been developed in recent years that will enable system integration and advanced packaging. Herein, we outline our approaches towards heterogeneous integration.
Introduction
For decades, semiconductor research has focused on the goal of marrying dissimilar materials and devices for enhanced functionality, and reduced cost and size. Direct heteroepitaxy was the first approach to achieve this end, and continues as an active and viable approach for some systems. During the past decade, however, more emphasis has been placed on advanced processes that combine packaging and integration either at the wafer-or device-scale. While a range of challenges-fiom circuit design to bonding technology-must be addressed to enable heterogeneous integration; enhanced flexibility in device and materials design is also enabled. In active packaging (l), a term first used in 1994, a generalized approach to concurrent package and device design is articulated. Our use of the term focuses on the notion that the processing required for integration, such as substrate removal and bonding, is coupled with pre-and post-processing to enable new device configurations not achieved in standard growth, fabrication, and packaging sequence. For example, an active packaging approach enables collector-up HBTs, and inverted metal-semiconductor-metal devices with enhanced responsivity and alignment tolerance.
Our work focuses on the integration of a range of materials and devices, such as InP-based heterojunction devices, GaN metal-semiconductor-metal detectors, and InP-based detectors with Si CMOS electronics or on Si wafers. We are also investigating the use of bonded substrates for regrowth, such as strained channel (InGaAs) HEMTs on ZnGaAs substrates. These technologies are discussed below.
Integration of GaN with Silicon
The integration of CaN dissimilar materials, devices, and circuits offers opportunities that include advanced signal processing for integrated W optical imaging arrays, and advanced packaging and automated tuning for high power devices. We have developed an approach for achieving device-quality GaN epitaxial material by Molecular Beam Epitaxy (MBE) concurrent with an integration process, by exploiting lithium gallate (LiGaO' or LGO) substrates. As described below, these substrates offer numerous advantages over the more commonly used sapphire and Sic. The integration process exploits a selective wet chemical etch and device-and circuit-scale bonding process.
Growth and Characteristics of GaN on Lithium Gallate
Independent of the ultimate desire for integration, the growth of GaN epitaxial layers on lithium gallate (LiGa02) offers distinct advantages toward achieving device quality material. Hexagonal GaN has a lattice mismatch of only -0.19% to the b-axis of LiGaO, (2) . The dislocation density of GaN grown directly on LiGa02 is in the lo7 -10' cm4 ( Figure 1 shows the temperature variable sheet charge and mobility of a 2DEG produced for a structure grown directly on LGO with a 0.8
GaN buffer followed by 35 nm of AlGaN. The measured mobility is 1365 cm2Ns at 300K and 3700 cm'Ns at 80K. The sheet charge was 7.7 x 10'' an-' (4).
MSM photodetectors have been grown on LGO for integration with Si. Unintentionally-doped GaN was grown on (00 1) LiGaO, using plasma-assisted radio-frequency molecular beam epitaxy. were then coated in Apiezon W (black wax) to protect and support the GaN mesas during the subsequent LiGaO, substrate removal process.
The GaN epitaxial layer is impervious to most wet chemical acid solutions, thus, removal of the LiGaOz substrate from the GaN epitaxial layer is highly selective. Integration of GaN MSM Photodetectors with Si Metal-semiconductor-metal (MSM) photodetectors were fabricated and tested before and after integration onto a Si02lSi wafer. Interdigitated-finger MSM devices were 47 prn long, with 2 p finger width and 5 pm finger spacing, and an active detection area of 50x50 pm2. The devices were fabricated using standard photolithography to pattern photoresist, and subsequent metallization and liftoff processes to define metal Schottky metal contacts on the GaN. The Schottky contacts were SOOA W2000A Au. A cleaning step (hydrofluoric (HF) acid dip for 1 min and warm ammonium hydroxide N O H ) for 15 min prior to the metallization) was used to remove the oxide on the GaN surfkce. This step lowered the MSM dark current by several orders of magnitude.
The integration process begins begins with the GaN/ LiGaO;! sample. Mesas were patterned on the GaN surhce using a photoresist mask and dry etching in a Plasma Therm inductively coupled plasma (ICP) system using Cl2/BCI3/Ar gases with flow rates of 8 sccm/l2 sccm/5 sccm operating at 500 W plasma power, 90 V DC bias, and a substrate temperature of 15 OC. Under these conditions, the etch rate of GaN ranged ftom 2000 A--2400 A per minute while the etch rate of the LiGa02 substrate was <10 &min. Thus, the mesa etch stops at the GaN/LiGa02 interface. The GaN mesas Figure 
GaN MSM detector bonded onto a SiOJSi host substrate
It is important to note that this is a low temperature process, which indicates the successful implementation of this process for integration with Si CMOS circuitry. This process is to be contrasted with that of Wong, et al. They reported a process to separate GaN-based devices using a laser separation technique that decomposes the interhe between the GaN and the sapphire substrate (6,7).
The dark current and photoresponse of the on-wafer and bonded GaN MSMs were compared. The characteristics and calibration of the measurement system are first described. A Keithley 617 electrometer was used to measure the currentvoltage (I-V) characteristics of the device. A 250W tungsten lamp was used to determine the photoresponse. The light f?om the source was colliminated and focused onto the detector using calcium fluoride lenses. A laser line filter at 308 nm (with a bandwidth of 10 nm) was used. The system exploited in this study was calibrated with an ultravioletenhanced calibrated Si photodetector and a Newport 1853 optical power meter. The measured dark currents and responsivities for the on-wafer MSMs and the thin film
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MSMs after bonding to the SiOZlSi host substrate are shown in Figures 3 and 4 . The measured dark currents of 0.577 pA at 5V and 1 1.46 pA at 50V on-wafer degrade slightly to 0.627 pA at 5V and 13.36 pA at 50V after bonding, as shown in Figure 3 . This degradation is within the measurement error tolerance. The 10 V low bias dark current of 1.01 pA of the thin film GaN MSM detector is comparable to the best reported low bias dark current of 0.8 pA at 10 V for on-wafer MSMs with similar area and finger spacing, but with a 4 pm thick GaN layer (6) In addition, this device exhibits no reverse bias breakdown up to 100 V. We have made recent advances on the performance of on-wafer devices and have achieved dark currents of3.7 pA at IOOV.
The use of MSM detectors as a vehicle for integration technology exemplifies the active packaging approach. Concurrent device processing and integration enables enhanced responsivity by introducing the finger contacts at the device -substrate interface, thus increasing the detector area usually blocked by the surface metal fingers (9). Ultimately, UV and IR detectors will be vertically stacked to build compact and high performance integrated systems.
Integration of InP-Based Technology
The process for the integration of InP-based materials, such as AlInAs-GaInAs HBTs and GaInAs epitaxial films for alloy substrates, is achieved by selective etching and wafer-scale bonding via direct bonding or the use of an oxide (borosilicate glass) interlayer for either subsequent processing or re-growth on a composite substrate. In this case, the bonding to GaAs substrates utilized a low temperature bonding procedure in which a plasma activation step along with DI water rinsing was used to create a room temperature bond. The bonding procedure requires no added pressure hence minimizing device degradation. The room temperature bond is robust enough to withstand mechanical operations such as lapping and etching.
A full 2"-wafer low-temperature bond and transfer has been applied to GaInAs-AIInAs heterojunction diodes (designed to mimic a typical emitter-base junction of an HBT) to integrate devices onto a GaAs platform. Ultimately, other substrates, such as sapphire will be used for the package. Heterojunction diodes show only small changes in relevant propertiesbreakdown and turn-on voltages, leakage currents, and
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Regrowth on Bonded Substrates
Bonding and substrate removal technologies also enable the growth of devices onto substrates that cannot be produced in bulk form. We are currently investigating the growth of AIInAs-GaInAs HEMT structures on InGaAs substrates of a range of compositions. Figure 6 shows an AFM micrograph of an InGaAs substrate bonded with borosilicate glass onto GaAs. Regrowth of HEMT structures on the InGaAs substrate shows the promise of this technique. Electron mobilities of >7000 cm2/Vs have been demonstrated compared to 10,000 cm2/Vs achieved for control samples grown on InP substrates (IO). Ultimately, the growth of HEMTs on alloy substrates may enable the achievement of compositions and pseudomorphic structures not currently accessible today. 
